* The latch-up test is a special test used with CMOS processes to detect a state in which a low-impedance path,

resulting from an overstress that triggers a parasitic thyristor structure, persists after removal or cessation of the

triggering condition.